Abstract: Halftoning is a fairly slow process when executed by software on conventional processors. To speed uphalf toning, a half toning algorithm has been developed and integrated into a dedicated hardware architecture. This paper describes the implementation of the architecture with a XILINX Field Programmable Gate Array (FPGA) and compares its performances with results obtained by a software implementation. A discussion on how to improve the present architecture concludes the paper.