A Reconfigurable Architecture for Load-Balanced Rendering
Jiawen Chen, Michael I. Gordon, William Thies, Matthias Zwicker, Kari Pulli, Frédo Durand
Graphics Hardware, 2005, pp. 71--80.
Abstract: Commodity graphics hardware has become increasingly programmable over the last few years but has been limited to fixed resource allocation. These architectures handle some workloads well, others poorly; load-balancing to maximize graphics hardware performance has become a critical issue. In this paper, we explore one solution to this problem using compile-time resource allocation. For our experiments, we implement a graphics pipeline on Raw, a tile-based multicore processor. We express both the full graphics pipeline and the shaders using StreamIt, a high-level language based on the stream programming model. The programmer specifies the number of tiles per pipeline stage, and the StreamIt compiler maps the computation to the Raw architecture. We evaluate our reconfigurable architecture using a mix of common rendering tasks with different workloads and improve throughput by 55-157% over a static allocation. Although our early prototype cannot compete in performance against commercial state-of-the-art graphics processors, we believe that this paper describes an important first step in addressing the load-balancing challenge.
Article URL: http://dx.doi.org/10.2312/EGGH/EGGH05/071-080
BibTeX format:
@inproceedings{Chen:2005:ARA,
  author = {Jiawen Chen and Michael I. Gordon and William Thies and Matthias Zwicker and Kari Pulli and Frédo Durand},
  title = {A Reconfigurable Architecture for Load-Balanced Rendering},
  booktitle = {Graphics Hardware},
  pages = {71--80},
  year = {2005},
}
Search for more articles by Jiawen Chen.
Search for more articles by Michael I. Gordon.
Search for more articles by William Thies.
Search for more articles by Matthias Zwicker.
Search for more articles by Kari Pulli.
Search for more articles by Frédo Durand.

Return to the search page.


graphbib: Powered by "bibsql" and "SQLite3."